This patch series attempts to add support for a DP-HDMI2.1 Protocol
Convertor. The VESA spec for the HDMI2.1 PCON are proposed in Errata
E5 to DisplayPort_v2.0:
https://vesa.org/join-vesamemberships/member-downloads/?action=stamp&fileid…
The details are mentioned in DP to HDMI2.1 PCON Enum/Config
improvement slide decks:
https://groups.vesa.org/wg/DP/document/folder/1316
This RFC series starts with adding support for FRL (Fixed Rate Link)
Training between the PCON and HDMI2.1 sink.
As per HDMI2.1 specification, a new data-channel or lane is added in
FRL mode, by repurposing the TMDS clock Channel. Through FRL, higher
bit-rate can be supported, ie. up to 12 Gbps/lane (48 Gbps over 4
lanes).
With these patches, the HDMI2.1 PCON can be configured to achieve FRL
training based on the maximum FRL rate supported by the panel, source
and the PCON.
The approach is to add the support for FRL training between PCON and
HDMI2.1 sink and gradually add other blocks for supporting higher
resolutions and other HDMI2.1 features, that can be supported by pcon
for the sources that do not natively support HDMI2.1.
This is done before the DP Link training between the source and PCON
is started. In case of FRL training is not achieved, the PCON will
work in the regular TMDS mode, without HDMI2.1 feature support.
Any interruption in FRL training between the PCON and HDMI2.1 sink is
notified through IRQ_HPD. On receiving the IRQ_HPD the concerned DPCD
registers are read and FRL training is re-attempted.
Currently, we have tested the FRL training and are able to enable 4K
display with TGL Platform + Realtek PCON RTD2173 with HDMI2.1 supporting
panel.
v2: Added patch to capture the PCON FRL caps in downstream facing port
cap structure.
v3: Added patches for getting DSC capabilities of the PCON DSC encoder
and HDMI decoder. Added support to configure PCON for DSC1.1 decoding
and DSC1.2 encoding.
Ankit Nautiyal (9):
drm/dp_helper: Add FRL training support for a DP-HDMI2.1 PCON
drm/i915: Capture max frl rate for PCON in dfp cap structure
drm/i915: Add support for starting FRL training for HDMI2.1 via PCON
drm/i915: Check for FRL training before DP Link training
drm/edid: Parse DSC1.2 cap fields from HFVSDB block
drm/dp_helper: Add support for Configuring DSC for HDMI2.1 Pcon
drm/i915: Read DSC capabilities of the HDMI2.1 PCON encoder
drm/i915: Add helper functions for calculating DSC parameters for
HDMI2.1
drm/i915: Configure PCON for DSC1.1 to DSC1.2 encoding
Swati Sharma (4):
drm/edid: Add additional HFVSDB fields for HDMI2.1
drm/edid: Parse MAX_FRL field from HFVSDB block
drm/dp_helper: Add support for link status and link recovery
drm/i915: Add support for enabling link status and recovery
drivers/gpu/drm/drm_dp_helper.c | 431 +++++++++++++
drivers/gpu/drm/drm_edid.c | 70 +++
drivers/gpu/drm/i915/display/intel_ddi.c | 2 +
.../drm/i915/display/intel_display_types.h | 24 +
drivers/gpu/drm/i915/display/intel_dp.c | 576 +++++++++++++++++-
drivers/gpu/drm/i915/display/intel_dp.h | 4 +
drivers/gpu/drm/i915/display/intel_hdmi.c | 171 ++++++
drivers/gpu/drm/i915/display/intel_hdmi.h | 7 +
include/drm/drm_connector.h | 38 ++
include/drm/drm_dp_helper.h | 205 +++++++
include/drm/drm_edid.h | 30 +
11 files changed, 1553 insertions(+), 5 deletions(-)
--
2.17.1
