On 2010.12.06 15:18:02 -0800, Segovia, Benjamin wrote:
Hello all, is the kernel driver configured to support reads/writes to LLC (last level cache i.e. L3) on SNB?
Now it's under limited use for the buffer that is sure to be cached, e.g hw status page, etc. code lives in drivers/char/agp/intel-gtt.c.