I think this is because the DRI2 MSC counters differ between CRTCs, so a DRI2
buffer swap or MSC wait times out.

AFAICT it might be tricky to fix this, at least without DRI3.