On Thu, Jul 30, 2020 at 03:46:24AM +0200, Paul Cercueil wrote:

On older SoCs, it is necessary to restart manually the IPU when a frame is done processing. Doing so on newer SoCs (JZ4760/70) kinds of work too, until the input or output resolutions or the framerate are too high.

Make it work properly on newer SoCs by letting the LCD controller trigger the IPU frame restart signal.

Signed-off-by: Paul Cercueil paul@crapouillou.net

Reviewed-by: Sam Ravnborg sam@ravnborg.org

---

drivers/gpu/drm/ingenic/ingenic-ipu.c | 9 +++++++-- 1 file changed, 7 insertions(+), 2 deletions(-)

diff --git a/drivers/gpu/drm/ingenic/ingenic-ipu.c b/drivers/gpu/drm/ingenic/ingenic-ipu.c index 7a0a8bd865d3..7eae56fa92ea 100644 --- a/drivers/gpu/drm/ingenic/ingenic-ipu.c +++ b/drivers/gpu/drm/ingenic/ingenic-ipu.c @@ -35,6 +35,7 @@ struct soc_info { const u32 *formats; size_t num_formats; bool has_bicubic;

• bool manual_restart;

  void (*set_coefs)(struct ingenic_ipu *ipu, unsigned int reg, unsigned int sharpness, bool downscale,

@@ -645,7 +646,8 @@ static irqreturn_t ingenic_ipu_irq_handler(int irq, void *arg) unsigned int dummy;

/* dummy read allows CPU to reconfigure IPU */

• regmap_read(ipu->map, JZ_REG_IPU_STATUS, &dummy);

• if (ipu->soc_info->manual_restart)

• regmap_read(ipu->map, JZ_REG_IPU_STATUS, &dummy);
  
  

  /* ACK interrupt */ regmap_write(ipu->map, JZ_REG_IPU_STATUS, 0);

@@ -656,7 +658,8 @@ static irqreturn_t ingenic_ipu_irq_handler(int irq, void *arg) regmap_write(ipu->map, JZ_REG_IPU_V_ADDR, ipu->addr_v);

/* Run IPU for the new frame */

• regmap_set_bits(ipu->map, JZ_REG_IPU_CTRL, JZ_IPU_CTRL_RUN);

• if (ipu->soc_info->manual_restart)

• regmap_set_bits(ipu->map, JZ_REG_IPU_CTRL, JZ_IPU_CTRL_RUN);
  
  

  drm_crtc_handle_vblank(crtc);

@@ -806,6 +809,7 @@ static const struct soc_info jz4725b_soc_info = { .formats = jz4725b_ipu_formats, .num_formats = ARRAY_SIZE(jz4725b_ipu_formats), .has_bicubic = false,

• .manual_restart = true, .set_coefs = jz4725b_set_coefs,

};

@@ -831,6 +835,7 @@ static const struct soc_info jz4760_soc_info = { .formats = jz4760_ipu_formats, .num_formats = ARRAY_SIZE(jz4760_ipu_formats), .has_bicubic = true,

• .manual_restart = false, .set_coefs = jz4760_set_coefs,

};

-- 2.27.0

On Thu, Jul 30, 2020 at 03:46:25AM +0200, Paul Cercueil wrote:

When configuring the IPU for packed YUV 4:2:2, depending on the scaling ratios given by the source and destination resolutions, it is possible to crash the IPU block beyond repair, to the point where a software reset of the IP does not fix it.

"beyond repair" - I read this as the HW is fried and you cannot make it work again whatsoever. Here it is stated that a software reset does not fix it. If a power cycle fixes it please state so - both here and in the comment in the code below. So people are not scared away and think they will damage their HW.

Sam

This can happen anytime, in the first

few frames, or after dozens of minutes. The same crash also happens when the IPU is fully controlled by the LCD controller (in that case no HW register is written at any moment after startup), which points towards a hardware bug.

Thanksfully multiplanar YUV is not affected.

Until this bug is fixed or worked around, address this issue by removing support for YUV 4:2:2 on the IPU of the JZ4725B.

Signed-off-by: Paul Cercueil paul@crapouillou.net

drivers/gpu/drm/ingenic/ingenic-ipu.c | 6 ++++++ 1 file changed, 6 insertions(+)

diff --git a/drivers/gpu/drm/ingenic/ingenic-ipu.c b/drivers/gpu/drm/ingenic/ingenic-ipu.c index 7eae56fa92ea..f4f0abcd6692 100644 --- a/drivers/gpu/drm/ingenic/ingenic-ipu.c +++ b/drivers/gpu/drm/ingenic/ingenic-ipu.c @@ -795,10 +795,16 @@ static int ingenic_ipu_remove(struct platform_device *pdev) }

static const u32 jz4725b_ipu_formats[] = {

• /*

• * While officially supported, packed YUV 4:2:2 formats can cause
  

• * random hardware crashes on JZ4725B, beyond repair, under certain
  

• * circumstances. It seems to happen with some specific resize ratios.
  

• * Until a proper workaround or fix is found, disable these formats.
  

  DRM_FORMAT_YUYV, DRM_FORMAT_YVYU, DRM_FORMAT_UYVY, DRM_FORMAT_VYUY,
• */ DRM_FORMAT_YUV411, DRM_FORMAT_YUV420, DRM_FORMAT_YUV422,

-- 2.27.0

On Thu, Jul 30, 2020 at 03:46:26AM +0200, Paul Cercueil wrote:

Instead of keeping the IPU clock enabled constantly, enable and disable it on demand, when the IPU plane is used.

This explains what the patch does - but fails to mention why. Could you please add the why part too.

With the chagelog updated: Reviewed-by: Sam Ravnborg sam@ravnborg.org

Sam

Signed-off-by: Paul Cercueil paul@crapouillou.net

drivers/gpu/drm/ingenic/ingenic-ipu.c | 23 ++++++++++++++++++++--- 1 file changed, 20 insertions(+), 3 deletions(-)

diff --git a/drivers/gpu/drm/ingenic/ingenic-ipu.c b/drivers/gpu/drm/ingenic/ingenic-ipu.c index f4f0abcd6692..17e682cf1eba 100644 --- a/drivers/gpu/drm/ingenic/ingenic-ipu.c +++ b/drivers/gpu/drm/ingenic/ingenic-ipu.c @@ -49,6 +49,7 @@ struct ingenic_ipu { struct regmap *map; struct clk *clk; const struct soc_info *soc_info;

• bool clk_enabled;

  unsigned int num_w, num_h, denom_w, denom_h;

@@ -288,12 +289,23 @@ static void ingenic_ipu_plane_atomic_update(struct drm_plane *plane, const struct drm_format_info *finfo; u32 ctrl, stride = 0, coef_index = 0, format = 0; bool needs_modeset, upscaling_w, upscaling_h;

• int err;

  if (!state || !state->fb) return;

  finfo = drm_format_info(state->fb->format->format);

• if (!ipu->clk_enabled) {

• err = clk_enable(ipu->clk);
  

• if (err) {
  

• 	dev_err(ipu->dev, "Unable to enable clock: %d\n", err);
  

• 	return;
  

• }
  

• ipu->clk_enabled = true;
  

• }

• /* Reset all the registers if needed */ needs_modeset = drm_atomic_crtc_needs_modeset(state->crtc->state); if (needs_modeset) {

@@ -578,6 +590,11 @@ static void ingenic_ipu_plane_atomic_disable(struct drm_plane *plane, regmap_clear_bits(ipu->map, JZ_REG_IPU_CTRL, JZ_IPU_CTRL_CHIP_EN);

ingenic_drm_plane_disable(ipu->master, plane);

• if (ipu->clk_enabled) {

• clk_disable(ipu->clk);
  

• ipu->clk_enabled = false;
  

• }

}

static const struct drm_plane_helper_funcs ingenic_ipu_plane_helper_funcs = { @@ -761,9 +778,9 @@ static int ingenic_ipu_bind(struct device *dev, struct device *master, void *d) drm_object_attach_property(&plane->base, ipu->sharpness_prop, ipu->sharpness);

• err = clk_prepare_enable(ipu->clk);

• err = clk_prepare(ipu->clk); if (err) {

• dev_err(dev, "Unable to enable clock\n");
  

• dev_err(dev, "Unable to prepare clock\n");
  

  return err; }

@@ -775,7 +792,7 @@ static void ingenic_ipu_unbind(struct device *dev, { struct ingenic_ipu *ipu = dev_get_drvdata(dev);

• clk_disable_unprepare(ipu->clk);

• clk_unprepare(ipu->clk);

}

static const struct component_ops ingenic_ipu_ops = {

2.27.0