dri-devel May 2013

dri-devel@lists.freedesktop.org

116 participants
705 discussions

[Bug 51558] New: Ubuntu[12.04]: X server crashes on running any command in xterm window
by bugzilla-daemon＠freedesktop.org 16 May '13

16 May '13

https://bugs.freedesktop.org/show_bug.cgi?id=51558 Bug #: 51558 Summary: Ubuntu[12.04]: X server crashes on running any command in xterm window Classification: Unclassified Product: Mesa Version: unspecified Platform: Other OS/Version: All Status: NEW Severity: major Priority: medium Component: Drivers/Gallium/r600 AssignedTo: dri-devel(a)lists.freedesktop.org ReportedBy: hysvats(a)gmail.com Created attachment 63607 --> https://bugs.freedesktop.org/attachment.cgi?id=63607 Xorg.log Driver Stack Details: ===================== 1) Kernel-3.4.0-030400-generic-pae 2) drm-2.4.35 3) Mesa-8.1-devel (git-93a42d1) 4) Xorg-server-1.11.3 5) xf86-video-ati- master System Environment: =================== Asic : RV635XT O.S. : Ubuntu-12.04 (32 bit) Processor : Intel(R) Xeon(R) @ 2.40 GHz Memory : 2 GB #startx #open a Terminal and run any command Xserver crashes. Backtarce is in Xorg.log -- Configure bugmail: https://bugs.freedesktop.org/userprefs.cgi?tab=email ------- You are receiving this mail because: ------- You are the assignee for the bug.

1 6

[Bug 51557] New: Ubuntu[12.04]: X server crashes on running any command in xterm window
by bugzilla-daemon＠freedesktop.org 16 May '13

16 May '13

https://bugs.freedesktop.org/show_bug.cgi?id=51557 Bug #: 51557 Summary: Ubuntu[12.04]: X server crashes on running any command in xterm window Classification: Unclassified Product: Mesa Version: unspecified Platform: Other OS/Version: All Status: NEW Severity: major Priority: medium Component: Drivers/Gallium/r600 AssignedTo: dri-devel(a)lists.freedesktop.org ReportedBy: hysvats(a)gmail.com Created attachment 63606 --> https://bugs.freedesktop.org/attachment.cgi?id=63606 Xorg.log Driver Stack Details: ===================== 1) Kernel-3.4.0-030400-generic-pae 2) drm-2.4.35 3) Mesa-8.1-devel (git-93a42d1) 4) Xorg-server-1.11.3 5) xf86-video-ati- master System Environment: =================== Asic : RV635XT O.S. : Ubuntu-12.04 (32 bit) Processor : Intel(R) Xeon(R) @ 2.40 GHz Memory : 2 GB #startx #open a Terminal and run any command Xserver crashes. Backtarce is in Xorg.log -- Configure bugmail: https://bugs.freedesktop.org/userprefs.cgi?tab=email ------- You are receiving this mail because: ------- You are the assignee for the bug.

1 2

[ANNOUNCE] libdrm 2.4.45
by Marek Olšák 15 May '13

15 May '13

-----BEGIN PGP SIGNED MESSAGE----- Hash: SHA1 A new version of libdrm has been released. The main motivation for this release is the changes in the radeon surface allocator, which helps fix multisample textures on the Radeon Cayman family chipsets. Alex Deucher (4): radeon: add new SI pci ids radeon: add new richland pci ids radeon: add HAINAN family radeon: add HAINAN pci ids Dave Airlie (1): drm: add qxl drm header file Marek Olšák (2): radeon: add RADEON_SURF_FMASK flag which disables 2D->1D tiling transition configure.ac: bump version to 2.4.45 for release Rob Clark (3): freedreno: add gpu-id property Add exynos_fimg2d_test to .gitignore freedreno: add synchronization between mesa and ddx Xiang, Haihao (1): intel: Add support for VEBOX ring (v2) git tag: libdrm-2.4.45 http://dri.freedesktop.org/libdrm/libdrm-2.4.45.tar.bz2 MD5: 92ce56e7533a9b2fcb5c8f32d305328b libdrm-2.4.45.tar.bz2 SHA1: 55e75a7032140f3609a24f23addbcfa890d5512b libdrm-2.4.45.tar.bz2 SHA256: 3ef0a70c16080fb90c50e807b660b7353d82509c03647f6ecc00bbfa1caee208 libdrm-2.4.45.tar.bz2 http://dri.freedesktop.org/libdrm/libdrm-2.4.45.tar.gz MD5: b64f651b6e66726eae440c559d2d3fd5 libdrm-2.4.45.tar.gz SHA1: d71da3ed9ab206296b250a3550b527aa0633b9a6 libdrm-2.4.45.tar.gz SHA256: 2aad1ff786945642069e0c5903954b2659f8b04b6eb47640dbd0ef63bee6500f libdrm-2.4.45.tar.gz -----BEGIN PGP SIGNATURE----- Version: GnuPG v1.4.11 (GNU/Linux) iQEcBAEBAgAGBQJRk8s8AAoJEP3RXVrO8PKx620IANaiKhZqvFMBAaFW4OJRdcjc IKJ4kwn+84PdH9LalPL8mbTVjvptRDwCnUXIOYm25QV0MMAwjbj0srnI7/MBmnNo MsXmpMPG2c4QR5juiPyub0/airyW6j1klUddpIZzpR7VOWHxxyYml9Mtfnpev1OZ HzQkrVD+6uJQJRXfcFkDGBXET/Q25vxroTH9n+kH22KDVxpveRqLtq1GpLmYYR+m uQF0gCY+J/z2VFNGY7huJ4NzJxAWYQL5gwxgUP045r8ZYk+bFFTD+8DOEc54SM7/ uCjygMYRN120q6s/ju0BJBTdwqGXzVIppoFBxQAtmzGGYiAA86UVWIytia3XxPI= =EyRF -----END PGP SIGNATURE-----

1 0

[PATCH] drm/radeon: Remove superfluous variable
by Niels Ole Salscheider 15 May '13

15 May '13

bool in_mode_set from struct radeon_crtc is not used anymore. Signed-off-by: Niels Ole Salscheider <niels_ole(a)salscheider-online.de> --- drivers/gpu/drm/radeon/atombios_crtc.c | 6 ------ drivers/gpu/drm/radeon/radeon_legacy_crtc.c | 4 ---- drivers/gpu/drm/radeon/radeon_mode.h | 1 - 3 files changed, 11 deletions(-) diff --git a/drivers/gpu/drm/radeon/atombios_crtc.c b/drivers/gpu/drm/radeon/atombios_crtc.c index 6d6fdb3..d5df8fd 100644 --- a/drivers/gpu/drm/radeon/atombios_crtc.c +++ b/drivers/gpu/drm/radeon/atombios_crtc.c @@ -1811,12 +1811,9 @@ static bool atombios_crtc_mode_fixup(struct drm_crtc *crtc, static void atombios_crtc_prepare(struct drm_crtc *crtc) { - struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc); struct drm_device *dev = crtc->dev; struct radeon_device *rdev = dev->dev_private; - radeon_crtc->in_mode_set = true; - /* disable crtc pair power gating before programming */ if (ASIC_IS_DCE6(rdev)) atombios_powergate_crtc(crtc, ATOM_DISABLE); @@ -1827,11 +1824,8 @@ static void atombios_crtc_prepare(struct drm_crtc *crtc) static void atombios_crtc_commit(struct drm_crtc *crtc) { - struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc); - atombios_crtc_dpms(crtc, DRM_MODE_DPMS_ON); atombios_lock_crtc(crtc, ATOM_DISABLE); - radeon_crtc->in_mode_set = false; } static void atombios_crtc_disable(struct drm_crtc *crtc) diff --git a/drivers/gpu/drm/radeon/radeon_legacy_crtc.c b/drivers/gpu/drm/radeon/radeon_legacy_crtc.c index 6857cb4..7cb178a 100644 --- a/drivers/gpu/drm/radeon/radeon_legacy_crtc.c +++ b/drivers/gpu/drm/radeon/radeon_legacy_crtc.c @@ -1031,11 +1031,9 @@ static int radeon_crtc_mode_set(struct drm_crtc *crtc, static void radeon_crtc_prepare(struct drm_crtc *crtc) { - struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc); struct drm_device *dev = crtc->dev; struct drm_crtc *crtci; - radeon_crtc->in_mode_set = true; /* * The hardware wedges sometimes if you reconfigure one CRTC * whilst another is running (see fdo bug #24611). @@ -1046,7 +1044,6 @@ static void radeon_crtc_prepare(struct drm_crtc *crtc) static void radeon_crtc_commit(struct drm_crtc *crtc) { - struct radeon_crtc *radeon_crtc = to_radeon_crtc(crtc); struct drm_device *dev = crtc->dev; struct drm_crtc *crtci; @@ -1057,7 +1054,6 @@ static void radeon_crtc_commit(struct drm_crtc *crtc) if (crtci->enabled) radeon_crtc_dpms(crtci, DRM_MODE_DPMS_ON); } - radeon_crtc->in_mode_set = false; } static const struct drm_crtc_helper_funcs legacy_helper_funcs = { diff --git a/drivers/gpu/drm/radeon/radeon_mode.h b/drivers/gpu/drm/radeon/radeon_mode.h index 44e579e..69ad4fe 100644 --- a/drivers/gpu/drm/radeon/radeon_mode.h +++ b/drivers/gpu/drm/radeon/radeon_mode.h @@ -302,7 +302,6 @@ struct radeon_crtc { u16 lut_r[256], lut_g[256], lut_b[256]; bool enabled; bool can_tile; - bool in_mode_set; uint32_t crtc_offset; struct drm_gem_object *cursor_bo; uint64_t cursor_addr; -- 1.8.2.3

2 1

[PATCH] drm/radeon: restore nomodeset operation (v2)
by Dave Airlie 15 May '13

15 May '13

From: Dave Airlie <airlied(a)redhat.com> When UMS was deprecated it removed support for nomodeset commandline we really want this in distro land so we can debug stuff, everyone should fallback to vesa correctly. v2: oops -1 isn't used anymore, restore original behaviour -1 is default, so we can boot with nomodeset on the command line, then use radeon.modeset=1 to override it for debugging later. Cc: stable(a)vger.kernel.org Signed-off-by: Dave Airlie <airlied(a)redhat.com> --- drivers/gpu/drm/radeon/radeon_drv.c | 12 +++++++++++- 1 file changed, 11 insertions(+), 1 deletion(-) diff --git a/drivers/gpu/drm/radeon/radeon_drv.c b/drivers/gpu/drm/radeon/radeon_drv.c index d33f484..094e7e5 100644 --- a/drivers/gpu/drm/radeon/radeon_drv.c +++ b/drivers/gpu/drm/radeon/radeon_drv.c @@ -147,7 +147,7 @@ static inline void radeon_unregister_atpx_handler(void) {} #endif int radeon_no_wb; -int radeon_modeset = 1; +int radeon_modeset = -1; int radeon_dynclks = -1; int radeon_r4xx_atom = 0; int radeon_agpmode = 0; @@ -456,6 +456,16 @@ static struct pci_driver radeon_kms_pci_driver = { static int __init radeon_init(void) { +#ifdef CONFIG_VGA_CONSOLE + if (vgacon_text_force() && radeon_modeset == -1) { + DRM_INFO("VGACON disable radeon kernel modesetting.\n"); + radeon_modeset = 0; + } +#endif + /* set to modesetting by default if not nomodeset */ + if (radeon_modeset == -1) + radeon_modeset = 1; + if (radeon_modeset == 1) { DRM_INFO("radeon kernel modesetting enabled.\n"); driver = &kms_driver; -- 1.8.1.2

3 2

[PATCHv5 0/2] Speed Cap fixes for ppc64
by Kleber Sacilotto de Souza 15 May '13

15 May '13

This v5 of the patch series is based on v4 sent by Lucas Kannebley Tavares with a few changes: 1. Fix a compilation warning on the code from the first patch, where it was missing a declaration of struct pci_host_bridge, used on the definition of the function pointer pcibios_root_bridge_prepare() in arch/powerpc/include/asm/machdep.h. 2. Incorporate some changes proposed by Tony Breeds in pseries_root_bridge_prepare(). The following description of the changes was extrated from v4: This patch series does: 1. max_bus_speed is used to set the device to gen2 speeds 2. on power there's no longer a conflict between the pseries call and other architectures, because the overwrite is done via a ppc_md hook 3. radeon is using bus->max_bus_speed instead of drm_pcie_get_speed_cap_mask for gen2 capability detection The first patch consists of some architecture changes, such as adding a hook on powerpc for pci_root_bridge_prepare, so that pseries will initialize it to a function, while all other architectures get a NULL pointer. So that whenever pci_create_root_bus is called, we'll get max_bus_speed properly setup from OpenFirmware. The second patch consists of simple radeon changes not to call drm_get_pcie_speed_cap_mask anymore. I assume that on x86 machines, the max_bus_speed property will be properly set already. Kleber Sacilotto de Souza (2): ppc64: perform proper max_bus_speed detection radeon: use max_bus_speed to activate gen2 speeds arch/powerpc/include/asm/machdep.h | 3 ++ arch/powerpc/kernel/pci-common.c | 8 ++++ arch/powerpc/platforms/pseries/pci.c | 53 ++++++++++++++++++++++++++++++ arch/powerpc/platforms/pseries/pseries.h | 4 ++ arch/powerpc/platforms/pseries/setup.c | 2 + drivers/gpu/drm/radeon/evergreen.c | 10 ++---- drivers/gpu/drm/radeon/r600.c | 9 +---- drivers/gpu/drm/radeon/rv770.c | 9 +---- 8 files changed, 77 insertions(+), 21 deletions(-)

4 8

[patch] drm/nvc0-/gr: bug widening a binary "not" operation
by Dan Carpenter 15 May '13

15 May '13

"align" is u32 but info->addr and info->buffer[info->buffer_nr] are u64. The "&= ~(align - 1)" operation clears the high bits accidentally. I have fixed this by using the ALIGN() macro. Signed-off-by: Dan Carpenter <dan.carpenter(a)oracle.com> diff --git a/drivers/gpu/drm/nouveau/core/engine/graph/ctxnvc0.c b/drivers/gpu/drm/nouveau/core/engine/graph/ctxnvc0.c index 4cc6269..44b620b 100644 --- a/drivers/gpu/drm/nouveau/core/engine/graph/ctxnvc0.c +++ b/drivers/gpu/drm/nouveau/core/engine/graph/ctxnvc0.c @@ -117,9 +117,7 @@ nvc0_grctx_init(struct nvc0_graph_priv *priv, struct nvc0_grctx *info) void nvc0_grctx_data(struct nvc0_grctx *info, u32 size, u32 align, u32 access) { - info->buffer[info->buffer_nr] = info->addr; - info->buffer[info->buffer_nr] += (align - 1); - info->buffer[info->buffer_nr] &= ~(align - 1); + info->buffer[info->buffer_nr] = ALIGN(info->addr, align); info->addr = info->buffer[info->buffer_nr++] + size; info->data->size = size;

1 0

[PATCH] drm/radeon: restore nomodeset operation
by Dave Airlie 15 May '13

15 May '13

From: Dave Airlie <airlied(a)redhat.com> When UMS was deprecated it removed support for nomodeset commandline we really want this in distro land so we can debug stuff, everyone should fallback to vesa correctly. Cc: stable(a)vger.kernel.org Signed-off-by: Dave Airlie <airlied(a)redhat.com> --- drivers/gpu/drm/radeon/radeon_drv.c | 7 +++++++ 1 file changed, 7 insertions(+) diff --git a/drivers/gpu/drm/radeon/radeon_drv.c b/drivers/gpu/drm/radeon/radeon_drv.c index d33f484..ae46056 100644 --- a/drivers/gpu/drm/radeon/radeon_drv.c +++ b/drivers/gpu/drm/radeon/radeon_drv.c @@ -456,6 +456,13 @@ static struct pci_driver radeon_kms_pci_driver = { static int __init radeon_init(void) { +#ifdef CONFIG_VGA_CONSOLE + if (vgacon_text_force() && radeon_modeset == -1) { + DRM_INFO("VGACON disable radeon kernel modesetting.\n"); + radeon_modeset = 0; + } +#endif + if (radeon_modeset == 1) { DRM_INFO("radeon kernel modesetting enabled.\n"); driver = &kms_driver; -- 1.8.1.2

1 0

[Bug 64320] New: WebGL support in Chrome causes GPU lockup
by bugzilla-daemon＠freedesktop.org 14 May '13

14 May '13

https://bugs.freedesktop.org/show_bug.cgi?id=64320 Priority: medium Bug ID: 64320 Assignee: dri-devel(a)lists.freedesktop.org Summary: WebGL support in Chrome causes GPU lockup Severity: normal Classification: Unclassified OS: Linux (All) Reporter: marvin24(a)gmx.de Hardware: x86-64 (AMD64) Status: NEW Version: git Component: Drivers/Gallium/r600 Product: Mesa googles chrome browser causes gpu lockup on my RS880 while showing maps.google.com and enabling WebGL renderer. For this to work, you need to manually override gpu blacklist with "--enable-webgl --ignore-gpu-blacklist" on the command prompt. Check with about:gpu that hw accel is enabled. Mesa/LLVM/drm/ddx is from today (May 7th) and kernel is 3.9. dmesg shows: [ 3889.414104] radeon 0000:01:05.0: GPU lockup CP stall for more than 10000msec [ 3889.414116] radeon 0000:01:05.0: GPU lockup (waiting for 0x000000000000cba7 last fence id 0x000000000000cba6) [ 3889.415314] radeon 0000:01:05.0: Saved 2617 dwords of commands on ring 0. [ 3889.415325] radeon 0000:01:05.0: GPU softreset: 0x00000009 [ 3889.415330] radeon 0000:01:05.0: R_008010_GRBM_STATUS = 0xA2723030 [ 3889.415336] radeon 0000:01:05.0: R_008014_GRBM_STATUS2 = 0x00000103 [ 3889.415341] radeon 0000:01:05.0: R_000E50_SRBM_STATUS = 0x20001040 [ 3889.415346] radeon 0000:01:05.0: R_008674_CP_STALLED_STAT1 = 0x00000000 [ 3889.415350] radeon 0000:01:05.0: R_008678_CP_STALLED_STAT2 = 0x00008002 [ 3889.415355] radeon 0000:01:05.0: R_00867C_CP_BUSY_STAT = 0x00008086 [ 3889.415360] radeon 0000:01:05.0: R_008680_CP_STAT = 0x80018645 [ 3889.415365] radeon 0000:01:05.0: R_00D034_DMA_STATUS_REG = 0x44C83D57 [ 3889.496650] radeon 0000:01:05.0: R_008020_GRBM_SOFT_RESET=0x00007FEF [ 3889.496702] radeon 0000:01:05.0: SRBM_SOFT_RESET=0x00000100 [ 3889.511115] radeon 0000:01:05.0: R_008010_GRBM_STATUS = 0xA0003030 [ 3889.511117] radeon 0000:01:05.0: R_008014_GRBM_STATUS2 = 0x00000003 [ 3889.511118] radeon 0000:01:05.0: R_000E50_SRBM_STATUS = 0x20009040 [ 3889.511119] radeon 0000:01:05.0: R_008674_CP_STALLED_STAT1 = 0x00000000 [ 3889.511120] radeon 0000:01:05.0: R_008678_CP_STALLED_STAT2 = 0x00000000 [ 3889.511122] radeon 0000:01:05.0: R_00867C_CP_BUSY_STAT = 0x00000000 [ 3889.511123] radeon 0000:01:05.0: R_008680_CP_STAT = 0x80100000 [ 3889.511124] radeon 0000:01:05.0: R_00D034_DMA_STATUS_REG = 0x44C83D57 [ 3889.511128] radeon 0000:01:05.0: GPU reset succeeded, trying to resume [ 3889.525400] [drm] PCIE GART of 512M enabled (table at 0x00000000C0040000). [ 3889.525469] radeon 0000:01:05.0: WB enabled [ 3889.525471] radeon 0000:01:05.0: fence driver on ring 0 use gpu addr 0x00000000a0000c00 and cpu addr 0xffff8801140fec00 [ 3889.525473] radeon 0000:01:05.0: fence driver on ring 3 use gpu addr 0x00000000a0000c0c and cpu addr 0xffff8801140fec0c [ 3889.525748] radeon 0000:01:05.0: setting latency timer to 64 [ 3889.561733] [drm] ring test on 0 succeeded in 0 usecs [ 3889.561789] [drm] ring test on 3 succeeded in 1 usecs [ 3889.663696] Watchdog[27005]: segfault at 0 ip 00007fa72ac7fc0e sp 00007fa71e139580 error 6 in chrome[7fa729f89000+56b2000] [ 3900.242063] radeon 0000:01:05.0: GPU lockup CP stall for more than 10000msec [ 3900.242076] radeon 0000:01:05.0: GPU lockup (waiting for 0x000000000000cbf8 last fence id 0x000000000000cba9) [ 3900.242099] [drm:r600_ib_test] *ERROR* radeon: fence wait failed (-16). [ 3900.242107] [drm:radeon_ib_ring_tests] *ERROR* radeon: failed testing IB on GFX ring (-16). [ 3900.242113] radeon 0000:01:05.0: ib ring test failed (-16). [ 3900.243281] radeon 0000:01:05.0: GPU softreset: 0x00000009 [ 3900.243287] radeon 0000:01:05.0: R_008010_GRBM_STATUS = 0xA2723030 [ 3900.243292] radeon 0000:01:05.0: R_008014_GRBM_STATUS2 = 0x00000103 [ 3900.243296] radeon 0000:01:05.0: R_000E50_SRBM_STATUS = 0x20000040 [ 3900.243301] radeon 0000:01:05.0: R_008674_CP_STALLED_STAT1 = 0x00000000 [ 3900.243306] radeon 0000:01:05.0: R_008678_CP_STALLED_STAT2 = 0x00008002 [ 3900.243311] radeon 0000:01:05.0: R_00867C_CP_BUSY_STAT = 0x00008086 [ 3900.243315] radeon 0000:01:05.0: R_008680_CP_STAT = 0x80018645 [ 3900.243320] radeon 0000:01:05.0: R_00D034_DMA_STATUS_REG = 0x44C83D57 [ 3900.299679] radeon 0000:01:05.0: R_008020_GRBM_SOFT_RESET=0x00007FEF [ 3900.299732] radeon 0000:01:05.0: SRBM_SOFT_RESET=0x00000100 [ 3900.302183] radeon 0000:01:05.0: R_008010_GRBM_STATUS = 0xA0003030 [ 3900.302184] radeon 0000:01:05.0: R_008014_GRBM_STATUS2 = 0x00000003 [ 3900.302186] radeon 0000:01:05.0: R_000E50_SRBM_STATUS = 0x20008040 [ 3900.302187] radeon 0000:01:05.0: R_008674_CP_STALLED_STAT1 = 0x00000000 [ 3900.302188] radeon 0000:01:05.0: R_008678_CP_STALLED_STAT2 = 0x00000000 [ 3900.302190] radeon 0000:01:05.0: R_00867C_CP_BUSY_STAT = 0x00000000 [ 3900.302191] radeon 0000:01:05.0: R_008680_CP_STAT = 0x80100000 [ 3900.302192] radeon 0000:01:05.0: R_00D034_DMA_STATUS_REG = 0x44C83D57 [ 3900.302195] radeon 0000:01:05.0: GPU reset succeeded, trying to resume [ 3900.304477] [drm] PCIE GART of 512M enabled (table at 0x00000000C0040000). [ 3900.304572] radeon 0000:01:05.0: WB enabled [ 3900.304575] radeon 0000:01:05.0: fence driver on ring 0 use gpu addr 0x00000000a0000c00 and cpu addr 0xffff8801140fec00 [ 3900.304576] radeon 0000:01:05.0: fence driver on ring 3 use gpu addr 0x00000000a0000c0c and cpu addr 0xffff8801140fec0c [ 3900.304820] radeon 0000:01:05.0: setting latency timer to 64 [ 3900.341039] [drm] ring test on 0 succeeded in 1 usecs [ 3900.341096] [drm] ring test on 3 succeeded in 1 usecs [ 3900.341115] [drm] ib test on ring 0 succeeded in 0 usecs [ 3900.341127] [drm] ib test on ring 3 succeeded in 1 usecs [ 3900.344205] radeon 0000:01:05.0: GPU softreset: 0x00000040 [ 3900.344208] radeon 0000:01:05.0: R_008010_GRBM_STATUS = 0xA0003030 [ 3900.344210] radeon 0000:01:05.0: R_008014_GRBM_STATUS2 = 0x00000003 [ 3900.344211] radeon 0000:01:05.0: R_000E50_SRBM_STATUS = 0x20009040 [ 3900.344213] radeon 0000:01:05.0: R_008674_CP_STALLED_STAT1 = 0x00000000 [ 3900.344214] radeon 0000:01:05.0: R_008678_CP_STALLED_STAT2 = 0x00000000 [ 3900.344215] radeon 0000:01:05.0: R_00867C_CP_BUSY_STAT = 0x00000000 [ 3900.344217] radeon 0000:01:05.0: R_008680_CP_STAT = 0x80100000 [ 3900.344218] radeon 0000:01:05.0: R_00D034_DMA_STATUS_REG = 0x44C83D57 [ 3900.408220] radeon 0000:01:05.0: SRBM_SOFT_RESET=0x00002000 [ 3900.422569] radeon 0000:01:05.0: R_008010_GRBM_STATUS = 0xA0003030 [ 3900.422571] radeon 0000:01:05.0: R_008014_GRBM_STATUS2 = 0x00000003 [ 3900.422572] radeon 0000:01:05.0: R_000E50_SRBM_STATUS = 0x20001040 [ 3900.422574] radeon 0000:01:05.0: R_008674_CP_STALLED_STAT1 = 0x00000000 [ 3900.422575] radeon 0000:01:05.0: R_008678_CP_STALLED_STAT2 = 0x00000000 [ 3900.422577] radeon 0000:01:05.0: R_00867C_CP_BUSY_STAT = 0x00000000 [ 3900.422579] radeon 0000:01:05.0: R_008680_CP_STAT = 0x80100000 [ 3900.422580] radeon 0000:01:05.0: R_00D034_DMA_STATUS_REG = 0x44C83D57 [ 3900.422584] radeon 0000:01:05.0: GPU reset succeeded, trying to resume [ 3900.437060] [drm] PCIE GART of 512M enabled (table at 0x00000000C0040000). [ 3900.437245] radeon 0000:01:05.0: WB enabled [ 3900.437247] radeon 0000:01:05.0: fence driver on ring 0 use gpu addr 0x00000000a0000c00 and cpu addr 0xffff8801140fec00 [ 3900.437249] radeon 0000:01:05.0: fence driver on ring 3 use gpu addr 0x00000000a0000c0c and cpu addr 0xffff8801140fec0c [ 3900.437632] radeon 0000:01:05.0: setting latency timer to 64 [ 3900.473423] [drm] ring test on 0 succeeded in 1 usecs [ 3900.473480] [drm] ring test on 3 succeeded in 1 usecs [ 3900.473494] [drm] ib test on ring 0 succeeded in 0 usecs [ 3900.473505] [drm] ib test on ring 3 succeeded in 1 usecs -- You are receiving this mail because: You are the assignee for the bug.

1 7

[RFC PATCH v2, part 2 13/18] PCI, DRM: use hotplug-safe iterators to walk PCI buses
by Jiang Liu 14 May '13

14 May '13

Enhance DRM drvier to use hotplug-safe iterators to walk PCI buses. Signed-off-by: Jiang Liu <jiang.liu(a)huawei.com> Cc: David Airlie <airlied(a)linux.ie> Cc: dri-devel(a)lists.freedesktop.org Cc: linux-kernel(a)vger.kernel.org --- drivers/gpu/drm/drm_fops.c | 6 ++++-- 1 file changed, 4 insertions(+), 2 deletions(-) diff --git a/drivers/gpu/drm/drm_fops.c b/drivers/gpu/drm/drm_fops.c index 13fdcd1..04f3bcd 100644 --- a/drivers/gpu/drm/drm_fops.c +++ b/drivers/gpu/drm/drm_fops.c @@ -357,9 +357,11 @@ static int drm_open_helper(struct inode *inode, struct file *filp, pci_dev_put(pci_dev); } if (!dev->hose) { - struct pci_bus *b = pci_bus_b(pci_root_buses.next); - if (b) + struct pci_bus *b = pci_get_next_root_bus(NULL); + if (b) { dev->hose = b->sysdata; + pci_bus_put(b); + } } } #endif -- 1.8.1.2

1 0

← Newer
1
...
59
60
61
62
63
64
65
...
71
Older →

Jump to page:

2025

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

2014

2013

2012

2011

2010

dri-devel May 2013